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Abstract 
We are developing a microsatellite with a circularly polarized synthetic aperture radar (CP-SAR). In this project 
an unmanned aerial vehicle (UAV) of CP-SAR loading is being developed for a preparation experiment prior to 
development of a micro satellite. To accomplish image processing on the image obtained by the radar, we are 
studying image processing system using Field Programmable Gate Array (FPGA). This paper presents a UAV 
on-board semi-real-time SAR image processing system. In addition, a sample raw data is processed in the 
implemented system and is compared to a data generated on PC, which gives evidence that the designed system 
provides processed image with sufficient high accuracy. 
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1. Introduction 
We are developing a microsatellite with a circularly 
polarized synthetic aperture radar (CP-SAR). On the 
microsatellite, high-speed image processing for very large 
data is required. Image processing on the satellite is expected 
to reduce image data size and the communication time to the 
ground. From this view point, there are some works for 
image processing using Field Programmable gate Array 
(FPGA)[1]. 
In this project, we are developing an unmanned aerial 
vehicle (UAV) of CP-SAR loading for a preparation 
experiment prior to development of a micro satellite. This 
paper presents an image processing system designed for the 
preparation experiment. The system is implemented on two 
FPGA evaluation boards and PC. 
 
2. Preliminary 
2.1. Synthetic aperture radar 
Synthetic Aperture Radar (SAR) uses microwave; it is 
operable in all-weather and day-night time. SAR 
accomplishes to obtain high resolution image; the SAR 
virtually made a large antenna by moving a small antenna. 
 
2.2. SAR image processing 
Raw image data obtained from CP-SAR is unclear; SAR 
image gives a clear image. SAR image processing is 
essential to analyze the image.  
The proposed system uses Range-Doppler-Algorithm 
(RDA) which is a basic method for SAR image processing. 
The RDA processes SAR images with two steps of 
one-dimensional pulse compression, namely range and 
azimuth compressions. 
The RDA performs FFT, IFFT, and compression using the 
reference signal for range and azimuth direction. In addition, 
the RDA corrects errors caused by the move of the platform 
[2]. 
 
3. Implemented system 
Figure 1 illustrates the outline of the SAR image 
processing system implemented in this work．This system 
consists of  two FPGA  evaluation boards, ML605 and 
SP 605, and a PC. The ML605 has a Xilinx Virtex-6 
FPGA and 2GB DDR3 DRAM. The SP605 has a Xilinx 
Spartan-6 FPGA. 
 
Fig. 1 Outline of the SAR image processing 
system 
This system consists of two units: image processing unit 
and data storage unit. Raw image data obtained from 
CP-SAR are input to the image processing unit through 
an AD converter. The image processing unit processes 
SAR image processing using image processing system, 
and it is configured on the ML605. The processed data is 
output to the data storage unit, which is implemented on 
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the SP605 and the PC. Finally processed data is stored by 
the SSD in the PC. 
Figure 2 shows the block diagram of the proposed SAR 
image processing circuit. The circuit consists of a 
calculation circuitry, a reference signal storage unit, a 
corner turn circuitry, a flow controller, a memory 
controller, an RX, and a TX. The image processing unit 
makes the RDA by performing processing, such as 
compression processing and correction processing, on the 
raw image data. 
 
Fig. 2 Block diagram on FPGA (Virtex-6 on 
ML605) 
First, data are input from external device, are processed 
on the calculation circuitry, and are stored in the DRAM. 
The data is read out from DRAM, is sent to the 
calculation circuitry, is processed, and stored in the 
DRAM. Subsequently SAR image data come and go 
between the DRAM and the calculation circuitry with 
being processed. During this, the data is processed along 
range and azimuth direction in the calculation circuitry, 
and reordered in the corner turn circuitry as needed. The 
processed data is output to the data storage unit. The RDA 
makes six times of range / azimuth FFT / IFFT; the 
proposed system performs the six by using one FFT 
circuit 8,192 points and one FFT circuit of 32,768 points. 
The six FFT operations shares two FFT circuitries, which 
reduces the amount of used FPGA resources.  
 
4. Results and Discussion 
A sample raw data was processed in the implemented 
system using FPGA in order to evaluate the system. The 
size of sample raw data is 2,048 x 1,024 pixels. In 
addition the processed data is compared to a data 
generated with MATLAB on PC in a proven manner.  
Figure 3 shows the SAR image processed by the FPGA 
and the MATLAB. We can find that these images are 
almost the same; this means that the proposed system 
provides SAR image processing with enough accuracy 
for actual use. 
 
Fig. 3 SAR image processed by the FPGA and 
the MATLAB 
 
5. Summary 
This paper presented an image processing system, 
which is implemented on two FPGA evaluation boards 
and PC. In the implemented system, a sample raw data 
was actually processed and compared to a data generated 
on PC, the result of which gave evidence that the image 
processing system using FPGA has enough accuracy for 
actual use.  
However, the implemented system is not capable of 
SAR image processing the raw data of 6,144 x 19,904 
pixels due to a resource issue; we must resolve it.  
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